




HCAL Front End Electronics



FE Status



T. Shaw

<http://www-ppd.fnal.gov/tshaw.myweb/CMS.html>

CMS Winter Meeting
February 7, 2002





FE/DAQ Readout






FE Channels



T. Sham
4/1/02




FE Cost to Completion



FE Cost to Production		HB(\$K)	HO(\$K)	HE(\$K)	HF(\$K)	TOTAL(\$K)
2.X.5.1	QIE	139	43	47	51	280
2.X.5.2	CCA	39	29	32	28	128
2.X.5.3	GOL	20	12	13	11	56
2.X.5.4	Voltage Regulator	29	27	29		85
2.X.5.5	6 Channel PCB	52	43	47	44	186
2.X.5.6	Backplane	41	62	40		143
2.X.5.X	Calib-LED Pulser Module	9	17	14		40
2.X.5.X	VCSEL	81	11	12		104
2.5.5.8	HF VME Crates				74	74
						1096



FE Status




Past 6 months

- Tested proto CCA Asic – looks good
- Tested proto QIE Asic
 - Does not run at 40MHz (easy fix)
 - Noise levels under study
 - 4000e- rms with soldered coax connections btw HPD and QIE
- HB Backplane layout complete
- Proto GOL (serializer) tested - OK
 - Gigabit Ethernet protocol
 - 1600 Mbits/s
- Proto VCSEL and custom package tested – ok
- Rad qualified “glue” logic parts



QIE Description



QIE

Charge Integrator Encoder

4 stage pipelined device (25ns per stage)

charge collection

settling

readout

reset

Inverting (HPDs) and Non-inverting (PMTs) Inputs

Internal non-linear Flash ADC

Outputs


5 bit mantissa

2 bit range exponent

2 bit Cap ID



QIE Specification




QIE Design Specifications

- Clock > 40 MHz
- Must have inverting and non-inverting inputs
- Charge sensitivity of lowest range – 1fC/LSB
 - In Calibration Mode 1/3 fC/LSB
- Maximum Charge – 9670 fC/25ns
- 4500 electrons rms noise
- FADC Differential Non-Linearity < .05 LSBs



CMS QIE Status



Full chip submitted 3/13/01

Received 5 wafers 6/1/01


Testing shows chip fully functional

- Chip does not run at 40 MHz
- Noise as a function of input capacitance being studied
- Noise of 4000e- rms achieved with soldered coax connections btw HPD and QIE

Goal is to submit production part by April '02





QIE Tasks



1. Noise performance optimization. Converge on optimal bond pad arrangement, PC layout, supply grounding configuration, and input cable -- produce a working, robust, low-noise system.
2. 40 MHz speed problem. Confirm that the bottleneck is indeed the ADC comparator, and that speeding this up will push the speed up over 40 MHz.
3. Characterize non-inverting input impedance in both modes (50 ohm and 93 ohm). Determine that we can set the proper biasing levels for correct impedance/minimum reflection.
4. Complete testing of functionality by injecting test signals using the final chip/board configuration and checking for proper response, crosstalk, reflections, etc.
5. Pedestal mismatch on CAPID3 -- the pedestal of this cap phase is about 1/2 LSB lower than the other three. Does this present any problem? If so, we must understand the internal cause and implement the remedy.






QIE under test







QIE Test Results







QIE Test Results





DAQ System


H
C
A
L






“Quiet” QIE Card

H
C
A
L





QIE Data



Run no. = 10228 no. of bytes = 983040

Fermilab Source Test, Data Trailer

Thu Jan 31 12:03:24 2002

User comments: HV 6133 V, bias v 90 first data of day no pulser
Sergey, Anatoly, Jim R.

Channel A: ave. =18.724 +/- 0.002 sigma = 1.651

Cap ID 0: ave. =18.038 +/- 0.004 sigma = 1.354

Cap ID 1: ave. =19.549 +/- 0.004 sigma = 1.383

Cap ID 2: ave. =17.589 +/- 0.004 sigma = 1.354

Cap ID 3: ave. =19.719 +/- 0.004 sigma = 1.376

Channel B: ave. =18.049 +/- 0.003 sigma = 1.918

Cap ID 0: ave. =16.878 +/- 0.004 sigma = 1.319


Cap ID 1: ave. =19.655 +/- 0.004 sigma = 1.329

Cap ID 2: ave. =16.472 +/- 0.004 sigma = 1.290

Cap ID 3: ave. =19.191 +/- 0.004 sigma = 1.339



Channel Control ASIC




The CCA provides the following functions:

- The processing and synchronization of data from two QIEs,
- The provision of phase-adjusted QIE clocking signals to run the QIE charge integrator and Flash ADC,
- Checking of the accuracy of the Capacitor IDs, the Cap IDs from different QIEs should be in synchronization,
- The ability to force the QIE to use a given range,
- The ability to set Pedestal DAC values,
- The ability to issue a test pulse trigger,
- The provision of event synchronization checks – a crossing counter will be implemented and checked for accuracy with every beam turn marker,
- The ability to send a known pattern to the serial optic link,
- The ability to “reset” the QIE at a known and determined time,
- And, the ability to send and report on any detected errors at a known and determined time.



CCA Status



CCA submitted June 25, 2001

25 parts back Oct 11, 2001



Chips under test

- Problem with reads/writes to internal registers
- Problem with writes fixed with repair on chip (jumped out inverter)
- Problem with reads under study
- Other than reads, the CCA appears to be fully functional

Goal is to submit engineering/production chip by mid Feb '02




CCA ASIC Repair





HB RBX Assembly




Full RBX with
19 ch RMs



RBX Interior -- HV
distributor and
backplane



HB Backplane





Backplane

- **~87 CM LONG**
- **Provides Power**
- **Distributes 40 MHz Clock (3 load max)**
- **Provides path for RBXbus (serial communication bus)**
- **Temperature feedback**

Backplanes arrived at FNAL – under test




HB Backplanes





GOL Design Specifications



Synchronous (constant latency)

Transmission speed

- fast: 1.6 Gbps , 32 bit data input @ 40 MHz
- slow: 0.8 Gbps , 16 bit data input @ 40 MHz

Two encoding schemes



- G-Link
- Fiber channel (8B/10B)

Interfaces for control and status registers

- I2C
- JTAG




Gigabit link (G-Link, 8B/10B optional)





GOL Testing

H
C
A
L




**TI TLK2501 Test
Board**

**GOL Test
Board**




GOL Test Board

H
C
A
L





GOL Test Results



GOL Configuration


- 32 bit mode
- 1.6 Gb/s
- Gigabit Ethernet Protocol

Data sent to TI TLK2501 Evaluation Board

- GOL clock is set to 45 MHz – this is a clock driven by fxn generator – not TTCrx (GOL known not to work with TTCrx clock at 1.6Gb/s)
- Data is alternating 0xAAAA AAAA and 0x5555 5555
- The RX_ER (receive error) Flag on the Eval board is monitored
- No errors detected in 8+ hours of running



Optical Transmitter



HCAL is studying the use of a commercial VCSEL with custom packaging for use as an optical driver


- VCSEL operates at 850nm -> multimode fiber solution

The Tracker's solution of a Laser Transmitter is under study

- Laser Transmitter operates at 1300nm->allows single mode fiber operation



VCSEL Selection




HFE4086-001

VCSEL Components, Data Communications, Flat Window
Pillpack, Unattenuate optics, no back monitor photodiode

FEATURES

- Designed for drive currents between 5 mA and 15 mA
- Optimized for low dependence of electrical properties over temperature
- High speed > 1 GHz
- Miniature flat-window, pill-pack package

MOUNTING DIMENSIONS (for reference only): in./(mm)





VCSEL Candidate

H
C
A
L

2.5Gbps VCSEL Connectorized - Datacom




NEW!

[HFE419x-521](#)




[Product Sheet](#)

LC Connectorized
Components, Common Anode
and Common Cathode, 2.5
Gb/s operation, attenuated






Board Stack-up





Goal is 1.6 cm stack







VCSEL Test Block Diagram






Prototype VCSEL Package





VCSEL Test

H
C
A
L




TI TLK2501
Eval Board

Maxim VCSEL
Driver Eval Board

Custom VCSEL
Package



VCSEL Test Results




VCSEL Test Data Path

- Pseudorandom Data sent from TI TLK2501 Evaluation Board;
- Through Maxim VCSEL driver;
- Through custom VCSEL package;
- Through 250 feet of optic cable
- Back to TI TLK2501 Eval Board
- Serializer clock is set to 85 MHz
 - The RX_ER (receive error) Flag on the Eval board is monitored
 - No errors detected in 8+ hours of running




Tracker Laser Transmitter



Laser Transmitters

■ Evolution of devices


- Manufacturer contacts built up
 - Many manufacturers during project lifetime
 - Confident that most-suitable device chosen
 - Invitation to Tender complete – winner known (ST Microelectronics)
- Final transmitter die commercially available (Mitsubishi COTS component)
- Final transmitter package based upon commercial package
 - Very similar submount used in other packaging applications
- Form factors & modularity now matched to Tracker application
 - Low mass, compact, non-magnetic





H
C
A
L

Production Schedule



CMS Optical Link Workshop: 15 Nov 2001



Conclusion

2







FE Module Production





Production Schedule - HB







H
C
A
I

Done with HE RBX production/installation ◆ 6/25




Production Schedule – HF/HO





FE – What's Next



Next 6 months

- Submit production CCA
- Submit production QIE
- Build ASIC chip testers
- Purchase GOL serializers
- Purchase rad hard Voltage Regulators (RD49)
- Choose VCSEL or “Tracker Laser Transmitter”
- Design 6 channel FE card for test beam
- Design 6 channel FE card for production
- Build card tester
- Prototype Clock and Control Module (CCM)